CN105308557A - 一种数据处理装置及方法 - Google Patents

一种数据处理装置及方法 Download PDF

Info

Publication number
CN105308557A
CN105308557A CN201480000412.3A CN201480000412A CN105308557A CN 105308557 A CN105308557 A CN 105308557A CN 201480000412 A CN201480000412 A CN 201480000412A CN 105308557 A CN105308557 A CN 105308557A
Authority
CN
China
Prior art keywords
register
source
destination
physical
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201480000412.3A
Other languages
English (en)
Other versions
CN105308557B (zh
Inventor
陈云
蔡卫光
宋昆鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honor Device Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN105308557A publication Critical patent/CN105308557A/zh
Application granted granted Critical
Publication of CN105308557B publication Critical patent/CN105308557B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead

Abstract

本发明的实施例提供一种数据处理装置及方法，涉及计算机领域，能够有效提高寄存器堆缓存子模块的使用效率。所述数据处理装置，包括：指令预译码模块、指令缓存模块、寄存器堆控制模块、重命名模块、寄存器堆缓存子模块，获取N个源寄存器号和N个目的寄存器号；当第i目的寄存器号满足第一预设条件时，标记所述第i目的寄存器号，将标记的所述第i目的寄存器号映射到寄存器堆缓存子模块中的第一物理寄存器的寄存器号。本发明实施例提供的数据处理装置及方法用于处理数据。

Description

PCT国内申请，说明书已公开。

Claims (1)

  1. PCT国内申请，权利要求书已公开。
CN201480000412.3A 2014-04-28 2014-04-28 一种数据处理装置及方法 Active CN105308557B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2014/076406 WO2015165017A1 (zh) 2014-04-28 2014-04-28 一种数据处理装置及方法

Publications (2)

Publication Number Publication Date
CN105308557A true CN105308557A (zh) 2016-02-03
CN105308557B CN105308557B (zh) 2018-06-15

Family

ID=54357982

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480000412.3A Active CN105308557B (zh) 2014-04-28 2014-04-28 一种数据处理装置及方法

Country Status (2)

Country Link
CN (1) CN105308557B (zh)
WO (1) WO2015165017A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109101276A (zh) * 2018-08-14 2018-12-28 阿里巴巴集团控股有限公司 在cpu中执行指令的方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1226699A (zh) * 1998-02-17 1999-08-25 国际商业机器公司 高性能的推测性字符串/多重操作
US20050027968A1 (en) * 2003-07-31 2005-02-03 Rupley Jeffrey P. Renaming for register with multiple bit fields
CN101169710A (zh) * 2006-10-26 2008-04-30 中国科学院计算技术研究所 对状态寄存器进行重命名的方法和使用该方法的处理器
CN101447911A (zh) * 2007-11-27 2009-06-03 上海高性能集成电路设计中心 一种通过分布控制扩展访存队列容量的装置
CN102306092A (zh) * 2011-07-29 2012-01-04 北京北大众志微系统科技有限责任公司 超标量处理器实现指令缓存路选择的方法及装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1226699A (zh) * 1998-02-17 1999-08-25 国际商业机器公司 高性能的推测性字符串/多重操作
US20050027968A1 (en) * 2003-07-31 2005-02-03 Rupley Jeffrey P. Renaming for register with multiple bit fields
CN101169710A (zh) * 2006-10-26 2008-04-30 中国科学院计算技术研究所 对状态寄存器进行重命名的方法和使用该方法的处理器
CN101447911A (zh) * 2007-11-27 2009-06-03 上海高性能集成电路设计中心 一种通过分布控制扩展访存队列容量的装置
CN102306092A (zh) * 2011-07-29 2012-01-04 北京北大众志微系统科技有限责任公司 超标量处理器实现指令缓存路选择的方法及装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109101276A (zh) * 2018-08-14 2018-12-28 阿里巴巴集团控股有限公司 在cpu中执行指令的方法
US11579885B2 (en) 2018-08-14 2023-02-14 Advanced New Technologies Co., Ltd. Method for replenishing a thread queue with a target instruction of a jump instruction

Also Published As

Publication number Publication date
CN105308557B (zh) 2018-06-15
WO2015165017A1 (zh) 2015-11-05

Similar Documents

Publication Publication Date Title
US10318407B2 (en) Allocating a debug instruction set based on the current operating state in a multi-instruction-set data processing apparatus
US7051187B2 (en) Superscalar RISC instruction scheduling
CN101809537B (zh) 用于管线式处理的寄存器堆系统和方法
US9092215B2 (en) Mapping between registers used by multiple instruction sets
CN101055644B (zh) 绘图处理装置及其处理指令、数据和逻辑单元操作的方法
KR101706496B1 (ko) 비인가 스택 피봇팅을 방지하기 위한 시스템들 및 방법들
US10127043B2 (en) Implementing conflict-free instructions for concurrent operation on a processor
TWI497412B (zh) 用於使用相依矩陣追蹤解除配置之載入指令之方法、處理器及裝置
US20020178348A1 (en) Method and apparatus for staggering execution of a single packed data instruction using the same circuit
CN1161689C (zh) 在超标量处理器中处理装入指令的方法和电路
US10700968B2 (en) Optimized function assignment in a multi-core processor
US9904553B2 (en) Method and apparatus for implementing dynamic portbinding within a reservation station
US20060265555A1 (en) Methods and apparatus for sharing processor resources
JP2009512941A (ja) スタックド・レジスタ・ファイルのレジスタ・セーブ・エンジンのためのバッキング記憶装置バッファ
US20060265576A1 (en) Methods and apparatus for dynamically switching processor mode
JPH06236273A (ja) スーパースカラ・プロセッサ・システムにおいて複数命令を単一サイクルでディスパッチするための方法およびシステム
TW201203103A (en) Operand size control
KR102513265B1 (ko) 레지스터 뱅크에 저장된 데이터 요소들의 하나 이상의 벡터와 메모리 사이에서 복수의 데이터 구조를 전송하는 장치 및 방법
WO2014105151A1 (en) Apparatus and method for a multiple page size translation lookaside buffer (tlb)
JP2008226236A (ja) 構成可能なマイクロプロセッサ
CN109582364B (zh) 基于忆阻器的精简指令集处理器
US7047397B2 (en) Method and apparatus to execute an instruction with a semi-fast operation in a staggered ALU
KR101200737B1 (ko) 기지의 프로세서 상태에 기초하여 ｃａｍ 리네이밍 레지스터 파일 내의 비교기를 선택적으로 인에이블링하는 절전 방법 및 장치
WO2002057908A2 (en) A superscalar processor having content addressable memory structures for determining dependencies
US20080244224A1 (en) Scheduling a direct dependent instruction

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20210430

Address after: Unit 3401, unit a, building 6, Shenye Zhongcheng, No. 8089, Hongli West Road, Donghai community, Xiangmihu street, Futian District, Shenzhen, Guangdong 518040

Patentee after: Honor Device Co.,Ltd.

Address before: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen

Patentee before: HUAWEI TECHNOLOGIES Co.,Ltd.